

## PRODUCT CHANGE NOTICE

## 产品变更通知

PCN#编号:	PCN#202409	18-00	)1	Dat	e 日期:	202	24/09/1	.8	
Subject 主题:									
关于数字隔离器 CA-IS372XXS 产品系列封装焊线线材变更的 PCN									
PCN on the change of w		terial							1
Originator 发起人:	Taotao Gu		Phone 电记		021-50	838601	Dept	.部门:	PE
Change Details 变更说明									
Change Classification	变更等级:	<b>~</b>	一级变更		级变更	□ 三级	变更	□ 四级	变更
Change Type 变更类型	ł:								
□ Wafer Fabrication 晶圆	制造 🔽	Assen	ıbly 封装	□ Te	est 测试	☐ Pro	oduct Rev	/ision 产品	品改版
☐ Datasheet 产品规格	节 □ End c	of Line	停产 □ C	Other其	拉				
Description of Change	s 变更描述:								
数字隔离器 CA-IS372X	XS 产品系列封	装焊绉	线线材变更						
Digital Isolator CA-IS37	_			ig ma	terials ch	anges			
变更前 before: 0.8mil வ	_								
变更后 after: 0.8mil 金		uPdC	lu wire						
Reason for Changes 型		<b>→</b> □	11 Id. Ab		, , , , , , , , , , , , , , , , , , ,	- <del> </del>	n - 4.7		
1. 进一步优化成本组织 1. 进一步优化成本组织 1. 计				] 靠性	。这一要	を更将有	助士找任	门提供更	具竞争力的价
格,同时确保产品					.1 1 1	c		1 1: 1	·1·. C
To further optimis products. This cha									
performance of or					tive prici	ing willi	e ensum	iig tiiat t	ne quanty and
2. 性能提升:金钯铜线在电学性能、热学性能等方面具有更出色的表现。例如,它可能具有更低的电阻,									
从而减少信号传输						, .		_	
Performance enha						in term	s of elec	ctrical an	ıd thermal
properties. For ex	ample, it may h	ave l	ower resistar						
and improves chip									
Impact of the change (					nction &	reliabi	lity		
变更(正面或负面)对				: 비미 :					
1. 对产品外观,尺寸				ad rol	iability of	f the pre	duct		
The change has no effect on the appearance, size and reliability of the product.  2. 对产品电性能均无影响。									
No effect on the electrical properties of the product									
Products Involved 涉及		0.000	Ture produce						
♦ CA-IS3721HS; CA-IS3721LS;									
♦ CA-IS3722HS; CA	-IS3722LS;								
Samples Status 样品状									
客户有需求后 5 周提供									
Samples are available	for delivery wi	thin !	5 weeks afte	r cus	tomer re	quest re	ceived o	)	
Implementation Date 实施日期:									
2024/10/01 Annoydiv ###									
Appendix 附件:1. 更新版可靠性报告 Updated Reliability Report									
Chinanalog Approval/Comment.									
Date: 2024年9月18日									
		ner			Name/	title: Ch	en, Liar	ng/Quali	ity Director
Customer Approval/Comment:  Date:									
Approval Not a					Name/				
Remark: After Chipanalog notice of cha	inge is issued, for class	1 change	e, please review wit	thin 30 c	alendar days.	For class 2 of	hange, pleas	se review wit	hin 15 calendar days. If ther

Remains: After Companiong notice of change is issued, for class 1 change, please review within 30 calendar days. For class 2 change, please review within 15 calendars are problem, please feedback timely. If there is no feedback, you will agree to the change by default.

备注: 川土变更通知发出后,一级变更请您在 30 天内进行评审,二级变更请您在 15 天内进行评审。若有问题,请您及时反馈。若未反馈,默认您同意变更。

For additional information regarding this change, contact your local sales representative or contact the PCN administrator at chenliang@chipanalog.com. 有关此更改的其他信息,请联系销售代表或 PCN 管理员:chenliang@chipanalog.com.

Form No.: CAQR012 Version: 4 Page:1





# **Reliability Test Report**

Qualification Purpose: Device Change Qualification

Report Version: V1.0

Prepared by	Reviewed by	Approved by	
胡杨洁	春雨	珠虎	



## **Contents**

1.	Overv	/iew	3
2.	Part N	Number List	3
3.	Produ	uct Information	3
	3.1.	Package Information	3
4.	Reliat	oility Requalification Plan	3
	4.1.	Qualification Vehicle	3
	4.2.	Qualification Test Plan	3
5.	Relia	oility Test Results	4
	5.1.	Package Reliability Test Results	4
6	Concl	usion	4



#### 1. Overview

Reliability testing of microelectronic products is a risk mitigation process designed to ensure the service life of device in customer applications. Semiconductor wafer manufacturing process and package-level reliability can be assessed in a variety of ways and may include accelerated environmental test conditions. Chipanalog evaluates manufacturability of the device to verify a robust silicon and assembly flow to ensure continuity of supply to customers. Chipanalog qualifies new devices, significant changes, and product families based on JEDEC JESD47. CA-IS372XXS series chips are packaged with the same wafer. The differences between part numbers are the package and bonding diagram. The data shown is representative of the material sets, processes, and manufacturing sites used by the device family. This report is aimed to show the requalification data for CA-IS372XXS series chips, whose bonding wire is changed from Au to AuPdCu.

#### 2. Part Number List

Package Type	Part Number
SOIC8-NB(S)	CA-IS3722HS/ CA-IS3722LS/ CA-IS3721HS/ CA-IS3721LS/ CA-IS3720HS/ CA-IS3720LS

Note: JEDEC specification is designed to also qualify a family of similar components utilizing the same fabrication process, design rules, and similar circuits. The family qualification may also be applied to a package family where the construction is the same and only the size and number of leads differs.

#### 3. Product Information

#### 3.1. Package Information

Assembly site	SiMAT
FT site	SiMAT
Package	SOIC8-NB
Lead frame	Cu
Bond wire	20um AuPdCu
MSL level	MSL3

## 4. Reliability Requalification Plan

#### 4.1. Qualification Vehicle

	Qualification PN	CA-IS3722HS/3 lot
--	------------------	-------------------

#### 4.2. Qualification Test Plan

Stress	Ref.	Abbv.	Conditions	<b>Duration /Accept</b>
MSL Preconditioning	JESD22-A113	PC	Per appropriate MSL level per	Electrical Test
Wist Preconditioning	JESDZZ-ATTS PC	۲	J-STD-020	(optional)



Shanghai Chipanalog Microelectronics Co.,LTD

High Temperature Storage	JESD22-A103 & A113	HTSL	150°C, 1000 hrs	1000 hrs/0 Fail
Temperature Cycling	JESD22-A104	TC	-65°C to 150°C	1000 cycles/0 Fail
Unbiased Temperature/Humidity	JESD22-A102	AC	121°C, 100% RH, 29.7 psia	96hrs/0 Fail
Biased Temperature/Humidity	JESD22-A110	HAST	130°C, 85% RH, 33.3 psia, Vcc=Vcc <sub>max</sub>	96hrs/0 Fail
Bond Pull Strength	JESD22-B120	BPS	Characterization, Pre Encapsulation	Ppk≥1.66 or Cpk≥1.33
Bond Shear	JESD22-B116	BS	Characterization, Pre Encapsulation	Ppk≥1.66 or Cpk≥1.33
Solderability	M2003 JESD22-B102	SD	Characterization	95% coverage

## 5. Reliability Test Results

## 5.1. Package Reliability Test Results

	Package Type: SOIC8-NB						
Stress	Condition	Duration	Sample size	Results			
PC	MSL 3	/	231*3 lot	Pass			
HTSL	T <sub>A</sub> = 150°C	1000 hrs	77*3 lot	Pass			
TC	-65°C to 150°C	1000 cycles	77*3 lot	Pass			
AC	121°C, 100% RH, 29.7psia	96 hrs	77*3 lot	Pass			
HAST	130°C, 85% RH, 33.3 psia, Vcc <sub>1</sub> =5.5V, Vcc <sub>2</sub> =5.5V	96 hrs	77*3 lot	Pass			
BPS	JESD22-B120	/	30 bonds/5 ea.	Pass			
BS	JESD22-B116	/	30 bonds/5 ea.	Pass			
SD	Steam aging, 245°C dipping	5s	22 leads*3 lot	Pass			

### 6. Conclusion

CA-IS372XXS series chips with AuPdCu wire are requalified according to JEDEC standards.



#### Disclaimer

This information is provided to assist customers in design and development. It could change for technology innovation without notice.

The devices are shipped after passing final test. Customers are responsible to conduct sufficient engineering and additional qualification testing to determine whether a device is suitable for use in their applications.

License to customers to use the information is limited to the development of applications using the device. Apart from above, the information shall not be reproduced or displayed, and Chipanalog shall not be liable for any claims, compensation, costs, losses or liabilities arising out of the use of the information.

#### **Trademarks**

Chipanalog Inc. ® Chipanalog ® are trademarks of Chipanalog.

#### **Revision History**

Revision	Change Log	Date
V1.0	Initial release	Sep, 2024